Introduction
In order to understand the trap properties in small-area devices, random telegraph noise (RTN) becomes much more important, owing to the capture and emission of a single carrier at a gate dielectric trap [1] . Although some works have been studied on the trap behavior of high-k dielectrics, relatively little literature has focused on the anneal-dependent trap position that could be linked to the oxygen-passivated mechanism. In this letter, the RTN phenomenon of high-k nMOSFETs with different post-metal anneal conditions is investigated in comparison with devices without annealed.
Experiment
A 20 Å Hf-based dielectric film was deposited on an ultra-thin SiO 2 film (~1.0 nm) by atomic layer deposition (ALD). Then, a thin TiN layer was as a barrier layer for oxygen out-diffusion [2] . After the poly-Si gate was removed, three types of device were fabricated with same structures except anneal sequences. Devices with TiN annealed mean that the samples followed by a PMA treatment. After poly-Si removing, it was followed by a thin TaN layer. Here the samples with the same PMA treatment were called TiN/TaN annealed. For comparison, the samples fabricated without any PMA treatment were called as deposited. And the DC and RTN characteristics of the samples were analyzed with Agilent B1500A semiconductor parameter analyzers.
Results and Discussion
The I DS -V DS characteristics of nMOSFET devices with three types of annealing conditions are shown in Fig. 1 . As shown, nMOSFETs with a dual-metal-layer anneal shows an approximately 4% I DS improvement as compared to the devices.
The extracted mean capture ( c τ ) and emission ( e τ ) time constants, respectively in the high-and low-current states as shown in Fig 2, within a gate overdrive rang of -0.1 V to 0.4 V are presented in Fig. 3 . RTN phenomenon appears at high voltage in the samples with a dual-metal-layer anneal, and it implies that electrons are minor captured. By analyzing the gate bias and drain dependences of the time constants as shown in Fig. 4 , one can determine trap depth ( T x ), i.e. the distance from the Si/SiO 2 interface, determined by the slope of line with equation (1) where ox t is the physical thickness of the gate oxide, and k is the Boltzmann constant. Interestingly, the location of the defects in samples with a dual-metal-layer anneal approaches the interface of high-k dielectric and interfacial layer (IL) and so does as deposited, while the T x for devices with mono-metal-layer anneal is 2.7 nm, which is within the high-k layer. The closer proximity to the IL/Si interface will be responsible for the reduced tunneling attenuation length (λ) for 1/f noise characterization.
By using band gap, electron affinity, thickness, and dielectric constant of metal/HfO 2 /SiO 2 /Si structure, energy band diagram can be built [4] as shown in Fig. 5(a) . Dash lines present energy levels at high gate voltage, and the dependence of gate voltage and trap energy for different trap depths is shown in Fig. 5(b)-(d Fig. 5(b) , and it limits the RTN phenomenon at high voltage overdrive observed in Fig. 4 . On the contrary, samples with a dual-metal-layer anneal encompass smaller difference between vacuum level ( VAC E ) and trap energy (
) and shallower trap depth that causes the most part of variation in T E above F E , as depicted in Fig. 5(d) , this confirms that RTN phenomenon appears at high gate voltage in Fig. 4 .
The variation of trap depth depending on anneal conditions can be understood with Fig. 6 . Due to the negative enthalpy of oxygen atoms reacting with nitrogen vacancies, it makes nitrogen defects filled and even they replace the nitrogen ions in TiN. Therefore, the replaced nitrogen ions form new defects in dielectric after annealing, as shown in Fig. 6(b) , which is consistent with the simulation results [5] . Nitrogen ions existed in HfO 2 will increase electron trapping, as in SiO 2 [6] , and induce the trap location closer to the interface between TiN and HfO 2 , as confirmed by Fig. 4 . Similarly diffusion mechanism for devices with dual-metal-layer anneal is shown in Fig. 6(c) . Particularly, the nitrogen defects in TiN layer will be passivated, whereas causes the trap location is near HfO 2 /IL interface. Furthermore, the passivation of TiN reduces electron trapping and increases drain current for device with dual-metal-layer anneal as shown in Fig. 1. 
Conclusions
In mono-metal-layer annealed samples, nitrogen ions replaced by oxygen ions induces new defects in dielectric and increases trap depth based on RTN analysis. However, current enhancement in dual-metal-layer annealed samples is due to that passivation of TiN layer and decreases the opportunity of electrons to be trapped. 
